Your browser doesn't support javascript.
loading
Show: 20 | 50 | 100
Results 1 - 3 de 3
Filter
Add more filters










Database
Language
Publication year range
1.
ACS Appl Mater Interfaces ; 15(47): 54602-54610, 2023 Nov 29.
Article in English | MEDLINE | ID: mdl-37962420

ABSTRACT

Single-port ferroelectric FET (FeFET) that performs write and read operations on the same electrical gate prevents its wide application in tunable analog electronics and suffers from read disturb, especially in the high-threshold voltage (VTH) state as the retention energy barrier is reduced by the applied read bias. To address both issues, we propose to adopt a read disturb-free dual-port FeFET where the write is performed on the gate featuring a ferroelectric layer and the read is done on a separate gate featuring a nonferroelectric dielectric. Combining the unique structure and the separate read gate, read disturb is eliminated as the applied field is aligned with polarization in the high-VTH state, thus improving its stability, while it is screened by the channel inversion charge and exerts no negative impact on the low-VTH state stability. Comprehensive theoretical and experimental validation has been performed on fully depleted silicon-on-insulator (FDSOI) FeFETs integrated on a 22 nm platform, which intrinsically has dual ports with its buried oxide layer acting as the nonferroelectric dielectric. Novel applications that can exploit the proposed dual-port FeFET are proposed and experimentally demonstrated for the first time, including FPGA that harnesses its read disturb-free feature and tunable analog electronics (e.g., frequency tunable ring oscillator in this work) leveraging the separated write and read paths.

2.
Nat Commun ; 14(1): 6348, 2023 Oct 10.
Article in English | MEDLINE | ID: mdl-37816751

ABSTRACT

Advancements in AI led to the emergence of in-memory-computing architectures as a promising solution for the associated computing and memory challenges. This study introduces a novel in-memory-computing (IMC) crossbar macro utilizing a multi-level ferroelectric field-effect transistor (FeFET) cell for multi-bit multiply and accumulate (MAC) operations. The proposed 1FeFET-1R cell design stores multi-bit information while minimizing device variability effects on accuracy. Experimental validation was performed using 28 nm HKMG technology-based FeFET devices. Unlike traditional resistive memory-based analog computing, our approach leverages the electrical characteristics of stored data within the memory cell to derive MAC operation results encoded in activation time and accumulated current. Remarkably, our design achieves 96.6% accuracy for handwriting recognition and 91.5% accuracy for image classification without extra training. Furthermore, it demonstrates exceptional performance, achieving 885.4 TOPS/W-nearly double that of existing designs. This study represents the first successful implementation of an in-memory macro using a multi-state FeFET cell for complete MAC operations, preserving crossbar density without additional structural overhead.

3.
Sci Rep ; 12(1): 14231, 2022 Aug 20.
Article in English | MEDLINE | ID: mdl-35987761

ABSTRACT

Fully-printed temperature sensor arrays-based on a flexible substrate and featuring a high spatial-temperature resolution-are immensely advantageous across a host of disciplines. These range from healthcare, quality and environmental monitoring to emerging technologies, such as artificial skins in soft robotics. Other noteworthy applications extend to the fields of power electronics and microelectronics, particularly thermal management for multi-core processor chips. However, the scope of temperature sensors is currently hindered by costly and complex manufacturing processes. Meanwhile, printed versions are rife with challenges pertaining to array size and sensor density. In this paper, we present a passive matrix sensor design consisting of two separate silver electrodes that sandwich one layer of sensing material, composed of poly(3,4-ethylenedioxythiophene):polystyrene sulfonate (PEDOT:PSS). This results in appreciably high sensor densities of 100 sensor pixels per cm[Formula: see text] for spatial-temperature readings, while a small array size is maintained. Thus, a major impediment to the expansive application of these sensors is efficiently resolved. To realize fast and accurate interpretation of the sensor data, a neural network (NN) is trained and employed for temperature predictions. This successfully accounts for potential crosstalk between adjacent sensors. The spatial-temperature resolution is investigated with a specially-printed silver micro-heater structure. Ultimately, a fairly high spatial temperature prediction accuracy of 1.22  °C is attained.

SELECTION OF CITATIONS
SEARCH DETAIL
...