Your browser doesn't support javascript.
loading
Show: 20 | 50 | 100
Results 1 - 4 de 4
Filter
Add more filters










Database
Language
Publication year range
1.
J Nanosci Nanotechnol ; 12(8): 6283-6, 2012 Aug.
Article in English | MEDLINE | ID: mdl-22962737

ABSTRACT

We designed and fabricated a bimorph cantilever array for sustainable power with an integrated Cu proof mass to obtain additional power and current. We fabricated a cantilever system using single-crystal piezoelectric material and compared the calculations for single and arrayed cantilevers to those obtained experimentally. The vibration energy harvester had resonant frequencies of 60.4 and 63.2 Hz for short and open circuits, respectively. The damping ratio and quality factor of the cantilever device were 0.012 and 41.66, respectively. The resonant frequency at maximum average power was 60.8 Hz. The current and highest average power of the harvester array were found to be 0.728 mA and 1.61 mW, respectively. The sustainable maximum power was obtained after slightly shifting the short-circuit frequency. In order to improve the current and power using an array of cantilevers, we also performed energy conversion experiments.

2.
J Nanosci Nanotechnol ; 12(7): 5325-9, 2012 Jul.
Article in English | MEDLINE | ID: mdl-22966565

ABSTRACT

We used micro contact printing (micro-CP) to fabricate inverted coplanar pentacene thin film transistors (TFTs) with 1-microm channels. The patterning of micro-scale source/drain electrodes without etch process was successfully achieved using Polydimethylsiloxane (PDMS) elastomer stamp. We used the Ag nano particle ink as an electrode material, and the sheet resistance and surface roughness of the Ag electrodes were effectively reduced with the 2-step thermal annealing on a hotplate, which improved the mobility, the on-off ratio, and the subthreshold slope (SS) of the pentacene TFTs. In addition, the device annealing on a hotplate in a N2 atmosphere for 30 sec can enhance the off-current and the mobility properties of OTFTs without damaging the pentacene thin films and increase the adhesion between pentacene and dielectric layer (SiO2), which was investigated with the pentacene films phase change of the XRD spectrum after device annealing.

3.
J Nanosci Nanotechnol ; 12(7): 5897-901, 2012 Jul.
Article in English | MEDLINE | ID: mdl-22966677

ABSTRACT

We demonstrated the feasibility of metal and dielectric liners using a solution process for deep trench capacitor application. The deep Si trench via with size of 10.3 microm and depth of 71 microm were fabricated by Bosch process in deep reactive ion etch (DRIE) system. The aspect ratio was about 7. Then, nano-Ag ink and poly(4-vinylphenol) (PVPh) were used to form metal and dielectric liners, respectively. The thicknesses of the Ag and PVPh liners were about 144 and 830 nm, respectively. When the curing temperature of Ag film increased from 120 to 150 degrees C, the sheet resistance decreased rapidly from 2.47 to 0.72 Omega/sq and then slightly decreased to 0.6 Omega/sq with further increasing the curing temperature beyond 150 degrees C. The proposed liner formation method using solution process is a simple and cost effective process for the high capacity of deep trench capacitor.

4.
J Nanosci Nanotechnol ; 11(7): 5640-4, 2011 Jul.
Article in English | MEDLINE | ID: mdl-22121584

ABSTRACT

We have fabricated the flexible pentacene based organic thin film transistors (OTFTs) with formulated poly[4-vinylphenol] (PVP) gate dielectrics treated by CF4/O2 plasma on poly[ethersulfones] (PES) substrate. The solution of gate dielectrics is made by adding methylated poly[melamine-co-formaldehyde] (MMF) to PVP. The PVP gate dielectric layer was cross linked at 90 degrees under UV ozone exposure. Source/drain electrodes are formed by micro contact printing (MCP) method using nano particle silver ink for the purposes of low cost and high throughput. The optimized OTFT shows the device performance with field effect mobility of the 0.88 cm2/V s, subthreshold slope of 2.2 V/decade, and on/off current ratios of 1.8 x 10(-6) at -40 V gate bias. We found that hydrophobic PVP gate dielectric surface can influence on the initial film morphologies of pentacene making dense, which is more important for high performance OTFTs than large grain size. Moreover, hydrophobic gate dielelctric surface reduces voids and -OH groups that interrupt the carrier transport in OTFTs.

SELECTION OF CITATIONS
SEARCH DETAIL
...