Your browser doesn't support javascript.
loading
Mostrar: 20 | 50 | 100
Resultados 1 - 2 de 2
Filtrar
Mais filtros










Base de dados
Intervalo de ano de publicação
1.
Opt Express ; 31(22): 36668-36676, 2023 Oct 23.
Artigo em Inglês | MEDLINE | ID: mdl-38017812

RESUMO

Catalyst-free, selective nano-epitaxy of III-V nanowires provides an excellent materials platform for designing and fabricating ultra-compact, bottom-up photonic crystal lasers. In this work, we propose a new type of photonic crystal laser with a curved cavity formed by InGaAs nanowires grown directly on silicon-on-insulator. This paper investigates the effect of the radius of the curved cavity on the emission wavelength, quality factor as well as laser beam emission angle. We find that the introduction of curvature does not degrade the quality factor of the cavity, thereby offering another degree of freedom when designing low-footprint multiwavelength photonic crystal nanowire lasers. The experimentally demonstrated device shows a lasing threshold of 157 µJ/cm2 at room temperature at telecom O-band wavelengths.

2.
Cryst Growth Des ; 23(11): 7821-7828, 2023 Nov 01.
Artigo em Inglês | MEDLINE | ID: mdl-37937193

RESUMO

Current heterogeneous Si photonics usually bond III-V wafers/dies on a silicon-on-insulator (SOI) substrate in a back-end process, whereas monolithic integration by direct epitaxy could benefit from a front-end process where III-V materials are grown prior to the fabrication of passive optical circuits. Here we demonstrate a front-end-of-line (FEOL) processing and epitaxy approach on Si photonics 220 nm (001) SOI wafers to enable positioning dislocation-free GaAs layers in lithographically defined cavities right on top of the buried oxide layer. Thanks to the defect confinement in lateral growth, threading dislocations generated from the III-V/Si interface are effectively trapped within ∼250 nm of the Si surface. This demonstrates the potential of in-plane co-integration of III-Vs with Si on mainstream 220 nm SOI platform without relying on thick, defective buffer layers. The challenges associated with planar defects and coalescence into larger membranes for the integration of on-chip optical devices are also discussed.

SELEÇÃO DE REFERÊNCIAS
DETALHE DA PESQUISA
...