Design and numerical analysis of high contrast ratio and ultra-compact all-optical 2-bit reversible comparator.

In this paper, a novel interference-based nanostructure was designed and simulated to realize an all-optical 2-bit reversible comparator by employing a novel technique. The plane wave expansion (PWE) method was adopted to analyze the encoder design and frequency modes. Aside from downsizing, the finite-difference time-domain (FDTD) method was utilized for the simulation and numerical analysis of the design proposed herein. An ultra-compact nanostructure with a 129.8 µm2 footprint was utilized for the all-optical 2-bit reversible comparator. One of the noteworthy characteristics of the proposed nanostructure was its excellent contrast ratio (i.e., 13.8 dB) in comparison to other nanostructures. The bitrate and delay time in this nanostructure were 3.33 Tb/s and 300 fs, respectively. Based on the findings of the simulations conducted at a central wavelength of 1.55 µm, it is recommended to employ the nanostructure proposed herein during the third telecom window. A photonic crystal nano-resonator was utilized to design the high-performance all-optical 2-bit reversible comparator, which may also be employed in integrated optical circuits (IOCs).

Design of a reversible single precision floating point subtractor.

In recent years, Reversible logic has emerged as a major area of research due to its ability to reduce the power dissipation which is the main requirement in the low power digital circuit design. It has wide applications like low power CMOS design, Nano-technology, Digital signal processing, Communication, DNA computing and Optical computing. Floating-point operations are needed very frequently in nearly all computing disciplines, and studies have shown floating-point addition/subtraction to be the most used floating-point operation. However, few designs exist on efficient reversible BCD subtractors but no work on reversible floating point subtractor. In this paper, it is proposed to present an efficient reversible single precision floating-point subtractor. The proposed design requires reversible designs of an 8-bit and a 24-bit comparator unit, an 8-bit and a 24-bit subtractor, and a normalization unit. For normalization, a 24-bit Reversible Leading Zero Detector and a 24-bit reversible shift register is implemented to shift the mantissas. To realize a reversible 1-bit comparator, in this paper, two new 3x3 reversible gates are proposed The proposed reversible 1-bit comparator is better and optimized in terms of the number of reversible gates used, the number of transistor count and the number of garbage outputs. The proposed work is analysed in terms of number of reversible gates, garbage outputs, constant inputs and quantum costs. Using these modules, an efficient design of a reversible single precision floating point subtractor is proposed. Proposed circuits have been simulated using Modelsim and synthesized using Xilinx Virtex5vlx30tff665-3. The total on-chip power consumed by the proposed 32-bit reversible floating point subtractor is 0.410 W.